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Abstract. Nondeterministic circuits are a nondeterministic computa-
tion model in circuit complexity theory. In this paper, we prove a 3(n−1)
lower bound for the size of nondeterministic U2-circuits computing the
parity function. It is known that the minimum size of (deterministic)
U2-circuits computing the parity function exactly equals 3(n− 1). Thus,
our result means that nondeterministic computation is useless to com-
pute the parity function by U2-circuits and cannot reduce the size from
3(n − 1). To the best of our knowledge, this is the first nontrivial lower
bound for the size of nondeterministic circuits (including formulas, con-
stant depth circuits, and so on) with unlimited nondeterminism for an
explicit Boolean function. We also discuss an approach to proving lower
bounds for the size of deterministic circuits via lower bounds for the size
of nondeterministic restricted circuits.
1 Introduction
Proving lower bounds for the size of Boolean circuits is a central topic in cir-
cuit complexity theory. The gate elimination method is one of well-known proof
techniques to prove lower bounds for the size of Boolean circuits, and has been
used to prove many linear lower bounds including the best known lower bounds
for the size of Boolean circuits over the basis B2 [2][3] and the basis U2 [6][4].
In this paper, we show that the gate elimination method works well also
for nondeterministic circuits. For deterministic circuits, it is known that the
minimum size of U2-circuits computing the parity function exactly equals 3(n−
1) [7]. The proof of the lower bound is based on the gate elimination method
and has been known as a typical example that the method is effective. In this
paper, we prove a 3(n − 1) tight lower bound for the size of nondeterministic
U2-circuits computing the parity function, which means that nondeterministic
computation is useless to compute the parity function by U2-circuits and cannot
reduce the size from 3(n− 1).
To the best of our knowledge, our result is the first nontrivial lower bound for
the size of nondeterministic circuits (including formulas, constant depth circuits,
and so on) with unlimited nondeterminism for an explicit Boolean function. In
this paper, we show that, for U2-circuits, a known proof technique (i.e., the gate
elimination method) for deterministic circuits is applicable to the nondetermin-
istic case. This implies the possibility that proving lower bounds for the size of
nondeterministic circuits may not be so difficult in contrast with the intuition
and known proof techniques might be applicable to the nondeterministic case
also for other circuits. One of motivations to prove lower bounds for the size of
nondeterministic circuits is from some relations between the size of deterministic
circuits and nondeterministic circuits. We also discuss an approach to proving
lower bounds for the size of deterministic circuits via lower bounds for the size
of nondeterministic restricted circuits.
2 Preliminaries
2.1 Definitions
Circuits are formally defined as directed acyclic graphs. The nodes of in-degree 0
are called inputs, and each one of them is labeled by a variable or by a constant
0 or 1. The other nodes are called gates, and each one of them is labeled by
a Boolean function. The fan-in of a node is the in-degree of the node, and the
fan-out of a node is the out-degree of the node. There is a single specific node
called output.
We denote by B2 the set of all Boolean functions f : {0, 1}
2 → {0, 1}. By U2
we denote B2−{⊕,≡}, i.e., U2 contains all Boolean functions over two variables
except for the XOR function and its complement. A Boolean function in U2 can
be represented as the following form:
f(x, y) = ((x ⊕ a) ∧ (y ⊕ b))⊕ c,
where a, b, c ∈ {0, 1}. A U2-circuit is a circuit in which each gate has fan-in 2
and is labeled by a Boolean function in U2. A B2-circuit is similarly defined.
A nondeterministic circuit is a circuit with actual inputs (x1, . . . , xn) ∈
{0, 1}n and some further inputs (y1, . . . , ym) ∈ {0, 1}
m called guess inputs. A
nondeterministic circuit computes a Boolean function f as follows: For x ∈
{0, 1}n, f(x) = 1 iff there exists a setting of the guess inputs {y1, . . . , ym} which
makes the circuit output 1. In this paper, we call a circuit without guess inputs
a deterministic circuit to distinguish it from a nondeterministic circuit.
The size of a circuit is the number of gates in the circuit. The depth of a circuit
is the length of the longest path from an input to the output in the circuit. We
denote by sizedc(f) the size of the smallest deterministic U2-circuit computing
a function f , and denote by sizendc(f) the size of the smallest nondeterministic
U2-circuit computing a function f .
While we mainly consider U2-circuits in this paper, we also consider other
circuits in Section 4. A formula is a circuit whose fan-out is restricted to 1. The
parity function of n inputs x1, . . . , xn, denoted by Parityn, is 1 iff
∑
xi ≡ 1
(mod 2).
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Fig. 1. Proof of Theorem 1
2.2 The gate elimination method
The proof of our main result is based on the gate elimination method, and based
on the proof of the deterministic case. In this subsection, we have a quick look
at them.
Consider a gate g which is labeled by a Boolean function in U2. Recall that
any Boolean function in U2 can be represented as the following form:
f(x, y) = ((x ⊕ a) ∧ (y ⊕ b))⊕ c,
where a, b, c ∈ {0, 1}. If we fix one of two inputs of g so that x = a or y = b, then
the output of g becomes a constant c. In such case, we call that g is blocked.
Theorem 1 (Schnorr [7]).
sizedc(Parityn) = 3(n− 1).
Proof. Assume that n ≥ 2. Let C be an optimal deterministic U2-circuit com-
puting Parityn. Let g1 be a top gate in C, i.e., whose two inputs are connected
from two inputs xi and xj , 1 ≤ i, j ≤ n. Then, xi must be connected to another
gate g2, since, if xi is connected to only g1, then we can block g1 by an assign-
ment of a constant to xj and the output of C becomes independent from xi,
which contradicts that C computes Parityn. By a similar reason, g1 is not the
output of C. Let g3 be a gate which is connected from g1. See Figure 1.
We prove that we can eliminate at least 3 gates from C by an assignment
to xi. We assign a constant 0 or 1 to xi such that g1 is blocked. Then, we can
eliminate g1, g2 and g3. If g2 and g3 are the same gate, then the output of g2
(= g3) becomes a constant, which means that g2 (= g3) is not the output of
C and we can eliminate another gate which is connected from g2 (= g3). Thus,
we can eliminate at least 3 gates and the circuit come to compute Parityn−1
or ¬Parityn−1. For deterministic circuits, it is obvious that size
dc(Parityn−1) =
sizedc(¬Parityn−1). Therefore,
sizedc(Parityn) ≥ size
dc(Parityn−1) + 3
...
≥ 3(n− 1).
x⊕ y can be computed with 3 gates by the following form:
(x ∧ ¬y) ∨ (¬x ∧ y).
Therefore, sizedc(Parityn) ≤ 3(n− 1). ⊓⊔
3 Proof of the Main Result
In this section, we prove the main theorem. For deterministic circuits, there must
be a top gate whose two inputs are connected from two (actual) inputs xi and xj ,
1 ≤ i, j ≤ n. However, for nondeterministic circuits, there may be no such gate,
since there are not only actual inputs but also guess inputs in nondeterministic
circuits. We need to defeat the difficulty. See Section 2.2 for the definition of
“block”.
Theorem 2.
sizendc(Parityn) = 3(n− 1).
Proof. By theorem 1,
sizendc(Parityn) ≤ size
dc(Parityn) = 3(n− 1).
Assume that n ≥ 2. Let C be an optimal nondeterministic U2-circuit com-
puting Parityn. We prove that we can eliminate at least 3 gates from C by an
assignment of a constant 0 or 1 to an actual input.
Case 1. There is an actual input xi, 1 ≤ i ≤ n, which is connected to at least
two gates.
Let g1 and g2 be gates which are connected from xi. Since we can block g1
by an assignment of a constant to xi, g1 is not the output of C and there is a
gate g3 which is connected from g1. See Figure 2.
We prove that we can eliminate at least 3 gates from C by an assignment
to xi. We assign a constant 0 or 1 to xi such that g1 is blocked. Then, we can
eliminate g1, g2 and g3. If g2 and g3 are the same gate, then the output of g2
(= g3) becomes a constant, which means that g2 (= g3) is not the output of C
and we can eliminate another gate which is connected from g2 (= g3). Thus, we
can eliminate at least 3 gates.
Case 2. Every actual input is connected to at most one gates.
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Fig. 2. Case 1
Let g1 be a gate in C such that one of two inputs is connected from an actual
input xi and the other is connected from a node v whose output is dependent
on only guess inputs and independent from actual inputs. (v may be a gate and
may be a guess input.) Consider that an assignment to actual inputs and guess
inputs is given. Then, if the value of the output of v blocks g1 by the assignment,
then the output of C must be 0, since, if the output of C is 1, then the value
of the Boolean function which is computed by C becomes independent from xi,
which contradicts that C computes Parityn. (Note that the output of C can be
0. The difference is from the definition of nondeterministic circuits.) We use the
fact above and reconstruct C as follows.
Let c be a constant 0 or 1 such that if the output of v is c, then g1 is blocked.
We fix the input of g1 from v to ¬c and eliminate g1. We prepare a new output
gate g2 and connect the two inputs of g2 from the old output gate and v. g2 is
labeled by a Boolean function in U2 so that the output of g2 is 1 iff the input from
the old output gate is 1 and the input from v is ¬c. Let C′ be the reconstructed
circuit. See Figure 3.
In the reconstruction, we eliminated one gate (g1) and added one gate (g2).
Thus, the size of C′ equals the size of C. In C′, if the output of v is c, then the
output of C′ becomes 0 by g2. If the output of v is ¬c, then the output of C
′
equals the output of the old output gate and g1 has been correctly eliminated
since we fixed the input of g1 from v to ¬c in the reconstruction. Thus, C
and C′ compute a same Boolean function. We repeat such reconstruction until
the reconstructed circuit satisfies the condition of Case 1. The repetition must
be ended, since one repetition increases continuous gates whose one input is
dependent on only guess inputs (i.e., g2) at the output.
Thus, we can eliminate at least 3 gates for all cases and the circuit come to
compute Parityn−1 or ¬Parityn−1.
Lemma 1.
sizendc(Parityn−1) = size
ndc(¬Parityn−1).
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Fig. 3. Case 2
Proof. Let C′ be a nondeterministic U2-circuit computing Parityn−1. For non-
deterministic circuits, notice that negating the output gate in C′ does not give a
circuit computing ¬Parityn−1. We negate an arbitrary actual input xi, 1 ≤ i ≤ n,
in C′ and obtain a nondeterministic U2-circuit which computes ¬Parityn−1 and
has the same size to C′, which can be done by relabeling each Boolean function
of all gates which are connected from xi. ⊓⊔
Therefore,
sizendc(Parityn) ≥ size
ndc(Parityn−1) + 3
...
≥ 3(n− 1).
Thus, the theorem holds. ⊓⊔
4 Discussions
In this paper, we proved a 3(n− 1) lower bound for the size of nondeterministic
U2-circuits computing the parity function. To the best of our knowledge, this
is the first nontrivial lower bound for the size of nondeterministic circuits with
unlimited nondeterminism for an explicit Boolean function. In this section, as one
of motivations to prove lower bounds for the size of nondeterministic circuits, we
discuss an approach to proving lower bounds for the size of deterministic circuits
via lower bounds for the size of nondeterministic restricted circuits.
It is known that the Tseitin transformation [8] converts an arbitrary Boolean
circuit to a CNF formula. We restate the Tseitin transformation as the form of
the following theorem.
Theorem 3. Any B2-circuit of n inputs and size s can be converted to a non-
deterministic 3CNF formula of n actual inputs, s guess inputs, and size O(s).
Proof. We prepare one guess input for the output of each gate in the B2-circuit,
and use the Tseitin transformation. ⊓⊔
Thus, if we hope to prove a nonlinear lower bound for the size of deterministic
general circuits, (which is a major open problem in circuit complexity theory,)
then it is enough to prove a nonlinear lower bound for the size of nondeterministic
circuits in the theorem. The nondeterministic circuit in Theorem 3 is a constant
depth circuit with depth two and some restrictions. In this paper, we saw that,
for U2-circuits, a known proof technique (i.e., the gate elimination method) for
deterministic circuits is applicable to the nondeterministic case. It remains future
work whether many known ideas or techniques for constant depth circuits are
applicable to nondeterministic circuits.
The basic idea of the proof of Theorem 3 and the Tseitin transformation can
be widely applied. We show another example in which guess inputs are prepared
for a part of gates in the circuit.
Theorem 4. Any B2-circuit of n inputs, size O(n) and depth O(log n) can be
converted to a nondeterministic formula of n actual inputs, O(n/ log logn) guess
inputs, and size O(n1+ǫ), where ǫ > 0 is an arbitrary small constant.
Proof. Let C be such a B2-circuit. It is known that we can find O(n/ log logn)
edges in C whose removal yields a circuit of depth at most ǫ logn ([9], Sec-
tion 14.4.3 of [1]). We prepare O(n/ log logn) guess inputs for the edges, and
one guess input for the output of C. Consider that an assignment to actual in-
puts and guess inputs is given. It can be checked whether the value of each guess
input corresponds to correct computation by O(n/ log logn) nondeterministic
formulas of size nǫ, since the depth is at most ǫ logn. We construct a nonde-
terministic formula so that it outputs 1 iff all guess inputs are correct and the
guess input which corresponds to the output of C is 1. ⊓⊔
For the case that the number of guess inputs is limited, there is a known
lower bound for the size of nondeterministic formulas [5].
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